ASIC Design Verification Engineer II Full Time - United States

Cisco · San Jose

Don’t apply blind. See how your CV matches Engineer first — free, in 30 seconds.

You will leave NewLuxJob. We do not receive or handle applications.

Company
Cisco
Location
San Jose
Employment type
Full-time
Posted
September 19, 2026

About this job

Maintaining existing DV environments and enhancing them Construct test bench including scoreboard, agents, sequencers, and monitors for new blocks Write test plan, develop test cases, debug regression failures and drive to module verification closure Ensuring complete verification coverage through implementation and review of code and functional coverage. Minimum Qualifications Meet one of the following (completed within the past 3 years or ex pected to be completed within the next 12 months): -A Master's degree with 0 years of work experience; -A Bachelor's degree with 2 years of work experience. Qualifying education and work experience should be in ASIC Engineering, Verification or a related field. Experience with System Verilog and UVM methodology.…

This is a short summary.

Want to know if you're a fit? Check your CV against this role — free, in 30 seconds.

Most-requested skills in the United States

Based on 416 United States vacancies that list requirements, these are the skills employers ask for most often.

  • Project Management36% of postings
  • CAD19% of postings
  • AutoCAD19% of postings
  • Lean18% of postings
  • MATLAB14% of postings
  • Six Sigma12% of postings
  • Revit10% of postings
  • Quality Assurance10% of postings
Engineer skills

Similar jobs

See if your CV fits this job

Paste your CV for an instant match score against this role — and get a tailored cover letter in one click.

  • Instant match score for this role
  • Tailored cover letter in one click
  • Free — no credit card
Check my CV — free