Verification Engineer

Ubitium GmbH · Rülzheim

Don’t apply blind. See how your CV matches Engineer first — free, in 30 seconds.

You will leave NewLuxJob. We do not receive or handle applications.

Company
Ubitium GmbH
Location
Rülzheim
Posted
August 25, 2026

About this job

Tasks Build cocotb-based testbenches for RTL blocks ranging from complicated datapaths to multilevel interconnect, driven by property-based test generation rather than fixed directed vectors.Write SystemVerilog Assertions (SVA) to catch protocol violations directly in simulation, plus cover property statements to close functional-coverage gaps. Cross-check RTL behavior against independent golden reference models (including formally-specified models) to catch divergence between spec intent and implementation Drive functional coverage closure, reviewing coverage reports Debug failures using waveform viewers and simulator transcripts, working from a failing assertion or model mismatch back to a root cause in the RTL, the testbench, or the model.

This is a short summary.

Want to know if you're a fit? Check your CV against this role — free, in 30 seconds.

Engineer salaries in Germany

Based on 332 postings that disclose pay.

Median salarygross / year
€70,000
€55,000Typical range€85,000

Estimated from advertised pay across our sources — indicative gross annual figures, not an offer.

Similar jobs

See if your CV fits this job

Paste your CV for an instant match score against this role — and get a tailored cover letter in one click.

  • Instant match score for this role
  • Tailored cover letter in one click
  • Free — no credit card
Check my CV — free